Introduction
We propose a non-scan design-for-testability (DFT) method to increase the testability of synchronous sequential circuits. Nonscan DFT allows at-speed testing, as opposed to scan or partialscan based DFT that normally leads to low-speed testing and longer test application times due to scan operations. The proposed method is based on the identification of several types of restrictions imposed by the combinational logic of the circuit on the values that can be assigned to the next-state variables. These restrictions limit the set of states the circuit can reach, thus limiting the set of input patterns that can be applied to its combinational logic during normal operation. This in turn limits the fault coverage that can be achieved. The proposed DFT procedure is different from other non-scan based DFT procedures [1] , [2] in that it relies on lines available locally to drive the inserted DFT logic, avoiding the routing of primary input lines to the flipflops, and the routing of internal lines to the primary outputs. The proposed scheme uses the complement value Y of a next state variable Y or the value of an adjacent state variable Y′ in order to change the value of Y, and thus enrich the set of states that can be reached by the circuit.
The proposed approach considers several special cases that result in unreachable states (or states that cannot be easily reached) to determine where the DFT logic will be placed. We consider cases where a next-state variable always (or almost always) carries a single value under a random sequence of input vectors, and cases where two next-state variables carry the same values, or complemented values. These cases have a drastic effect on the set of state variable patterns that can be applied to the combinational logic of the circuit in practical time, thus limiting its testability.
DFT based on locally available lines
To identify restrictions on and dependencies among values of next state variables, we simulate a random input sequence of fixed length. The circuit is started in the fully-unspecified initial state, and the states it reaches under the selected input sequence are recorded. This does not accurately identify dependencies of the types discussed above. However, a random sequence of input vectors is useful in that it provides information about state variables that are difficult to set to specific values, as well as state variables that cannot be set to specific values.
Due to the use of the fully-unspecified state as the initial state of the circuit, the dependencies among the state variables must accommodate unspecified values (x). To define these dependencies, we use the following notation. The input sequence applied to the circuit in order to find the dependencies is denoted by V. We use V [u] 
Complementing state variables: Two non-constant state variables y i and y j are said to be complementing if for every time
We use the following variables to store the dependencies identified among the state variables. const[i] ∈ {0,1,x,−} indicates whether y i is constant 0, constant 1, constant x, or nonconstant, respectively. same − as [ j] gives the index of the first state variable y i such that y i and y j are equal by the definition above, and i ≤ j. compl [ j] gives the index of the first state variable y i such that y i and y j are complementing by the definition above, and i < j.
To resolve the dependencies defined above, we use the logic in the dashed box of Figure 1 , referred to as the DFT structure. The DFT structure contains a multiplexer with a select input E. When E = 1, the value of Y i produced by the combinational logic of the circuit is transferred to the input of flip-flop i unmodified; when E = 0, the complemented value of Y i produced by the circuit is transferred to the input of flip-flop i. By controlling the value of E, the value of y i can be controlled. that cannot be applied in the original circuit is applicable in the modified circuit. Using a single control input E, it is only possible to increase the number of fully specified patterns on (y 1 y 2 . . . y j ) from one to two. The additional fully specified pattern can be selected in one of several ways. We prefer to place DFT structures on all the next state variables with constant values in order to be able to complement all of them.
Next, we consider the state variables with same − as[i] ≠ i and the ones with compl[i] ≠ −. Consider a single pair of state variables (y i y j ) with same − as[ j] = i that can assume the patterns (00) and (11). Placing a DFT structure on Y i or Y j (but not on both) allows y i and y j to be controlled individually, resulting in the patterns {(00),(11)} on (y i y j ) when E = 1 and the patterns {(01),(10)} when E = 0. Similarly, if compl[ j] = i, a DFT structure needs to be placed on Y i or Y j (but not on both). We use this observation as follows.
We first consider pairs of state variables Y i , Y j such that compl[ j] = i. We select one of the state variables, say Y i , to place a DFT structure on it. We also mark that a DFT structure must not be placed on Y j . Next, we consider state variables
In this case, we partition the set {Y i 1 , . . . , Y i k } into two (approximately) equal subsets. DFT structures are then added only on the variables in one subset.
After each DFT structure is placed, we resimulate the input sequence V to update the dependencies among the state variables.
By applying the procedure above again to a circuit that has already been modified, and using a new control input E, it is possible to further divide the sets of equal state variables into smaller subsets, and allow additional state variables that were previously equal to obtain non-equal values. Another consequence of repeating the procedure using a new control input is that state variables that were constant x in the original circuit may be specified once the number of states the circuit can go through is increased.
Experimental results
We applied the procedure above to ISCAS-89 benchmark circuits. We used a random sequence of length 200 to collect information about constant, equal and complementing state variables. The results are reported in Table 1 as follows. After circuit name we show the fault coverage achieved for the original circuit by the deterministic test generation procedure of [3] . For the modified circuit, we show the number of state variables modified, and the fault coverage achieved using the test generation procedure of [3] . In this experiment, a single control input is used. It can be seen that significant increases in fault coverage are obtained in many cases. Although the numbers of flip-flops modified by the proposed procedures are higher than those in partial scan designs, the test application time overhead of partial scan is avoided, allowing at-speed testing.
Several methods may be used to increase the fault coverage to 100%. One of them is to use a small number of control inputs instead of only one. To demonstrate the advantages of adding DFT structures controlled by multiple inputs, we applied the proposed procedure to s208 and s420 repeatedly until no additional modifications were possible. For s208, the fault coverage achieved by the procedure of [3] reached 100% after four iterations, using four different control inputs. For s420, the fault coverage reached 100% using eight different control inputs. We applied the procedure above followed by reverse order simulation to non-synchronizable ISCAS-89 benchmark circuits. The input sequences used were of length 50. We used a single extra input, and added DFT structures to synchronize all the state variables. The results are reported in Table 2 , as follows. After circuit name we show the number of state variables, and the maximum number of state variables synchronized at any time unit in the original circuit. We then show the number of DFT structures placed. For comparison, the number of state variables that needed to be reset using the procedure of [4] to achieve synchronization are shown in the last column of Table 2 .
